








APPROVALS		DATE	PROJECT		
ENG:	*	-/-/-	*		
DSN:	*	-/-/-	PROJECT REVISION	DOCUMENT REVISION	DESIGN ITEM
CHK:	*	-/-/-	Not in version control Not in version control		
REFERENCE DOCUMENTS			TITLE		
BOM: <BOM DOC NO>			★		
ASSY DWG: <ASSY DWG NO>	SIZE	CAGE CODE	DWG NO.		
FAB DWG: <FAB DWG NO>	B	????	<SCH DWG NO>	REV	
PCB DWG: <PCB DWG NO>	SCALE	FILE NAME	01 FPGA.SchDoc	SHEET	1 OF 5





APPROVALS		DATE	PROJECT		Altium [®]		* * *	
ENG:		*						
DSN:		*						
CHK:		*						
REFERENCE DOCUMENTS			★					
BOM: <BOM DOC NO>								
ASSY DWG: <ASSY DWG NO>			SIZE	CAGE CODE	DWG NO.	REV		
FAB DWG: <FAB DWG NO>			B	?????	<SCH DWG NO>			
PCB DWG: <PCB DWG NO>			SCALE	FILENAME	03 Config Clock JTAG.SchDoc	SHEET	3	OF 5





Board Stack Report